Grupo de Ingeniería Microelectrónica

Grupo de Ingeniería Microelectrónica

Departamento de Tecnología Electrónica, Ingeniería de Sistemas y Automática Universidad de Cantabria
Home   Personas   Investigación   Docencia   Doctorado   Publicaciones   Herramientas   Bolsa de Empleo   english version Mon 15-Jul-24 . 06:53

Mapa Web



Info Santander

Gestión BD

   Ficha completa
Título:Optimizing Data-Flow Graphs with Min/Max, Adding and Relational Operations
Tipo:Publicacion en Proceedings o Actas internacionales
Lugar:Design Automation and Test in Europe 2010, DATE'10
Autores: Jesús Miguel Pérez
Víctor Fernández
Pablo Pedro Sánchez
Líneas: Diseño y verificación de sistemas embebidos HW/SW
Resumen:During Electronic System-Level (ESL) design, High-Level Synthesis (HLS) tools normally translate the system description to a Control/Data Flow Graph. At this level, several transformations are performed as early as possible to reduce the number and complexity of the data operations. These preliminary transformations (for example, common sub-expression elimination, constant propagation, etc) are typically applied in algebraic expressions with arithmetic operators. This paper presents preliminary transformations that optimize Data-Flow Graphs with relational, maximum/minimum and arithmetic (addition/subtraction) operations. One of the contributions of the paper is the definition of transformation techniques that optimize expressions with non-arithmetic operators (for example, the maximum operator). The proposed techniques produce a significant reduction in the number of operations. HLS tools and even software compilers and symbolic algebra packages are not able to generate similar results. The efficiency of the techniques has been evaluated with several modules of real telecommunications standards and their HW implementations show important area reductions and, sometimes, low impact on latency or critical path.
© Copyright GIM (TEISA-UC)    ¤    Todos los derechos Reservados.    ¤    Términos LegalesE-Mail Webmaster