Grupo de Ingeniería Microelectrónica

Grupo de Ingeniería Microelectrónica

Departamento de Tecnología Electrónica, Ingeniería de Sistemas y Automática Universidad de Cantabria
Home   Personas   Investigación   Docencia   Doctorado   Publicaciones   Herramientas   Bolsa de Empleo   english version Fri 14-Jun-24 . 18:30

Mapa Web



Info Santander

Gestión BD

   Ficha completa
Título:Structural Test Approach for Embedded Analog Circuits based on a Built-In Current Sensor
Tipo:Articulo en revista internacional
Lugar:Journal of Electronic Testing (Springer)
Autores: Román Mozuelos
Yolanda Lechuga
Mar Martínez
Salvador Bracho
Líneas: Métodos de test de circuitos integrados digitales y mixtos
Proyectos: Test Integrado de Convertidores de Señal de Alta Velocidad de Funcionamie...
Métodos de Test Funcionales y Estructurales: Aplicacion al Autotest de Ci...
Resumen:This paper presents a test method based on the analysis of the dynamic power supply current, both quiescent and transient, of the circuit under test. In an off-chip measurement, the global interconnect impedance associated with the chip package and the test equipment and, also, the chip input/output cells will complicate the extraction of the information provided by the current waveform
of the circuit under test. Thus, the supply current is measured on-chip by a built-in current sensor integrated in the die itself. To avoid the effective reduction of the voltage supply, the measurement is performed in parallel by replicating the current that flows through selected branches of the analog circuit.
With the aim of reducing the test equipment requirements, the built-in current sensor output generates digital level pulses whose width is related to the amplitude and duration of the circuit current transients. In this way the defective circuit is exposed by comparing the digital signature of the circuit under test with the expected one for the fault-free circuit.
A fault evaluation has been carried out to check the efficiency of the proposed test method. It uses a fault model that considers catastrophic and parametric faults at transistor level. Two benchmark circuits have been fabricated to experimentally verify the defect detection by the built-in current sensor. One is an operational amplifier; the other is a structure of switched current cells that belongs to an analog-to-digital converter.
© Copyright GIM (TEISA-UC)    ¤    Todos los derechos Reservados.    ¤    Términos LegalesE-Mail Webmaster