Grupo de Ingeniería Microelectrónica

Grupo de Ingeniería Microelectrónica

Departamento de Tecnología Electrónica, Ingeniería de Sistemas y Automática Universidad de Cantabria
Home   Personas   Investigación   Docencia   Doctorado   Publicaciones   Herramientas   Bolsa de Empleo   english version Sun 09-Aug-20 . 02:19



Mapa Web


Localización

Noticias

Info Santander



Gestión BD

GIM>Investigación>Publicación
   PUBLICACION
 
   Ficha completa
Título:Static Write Buffer Cache Modeling to Increase Host-compiled Simulation Accuracy
Tipo:Comunicaciones a congresos internacionales
Lugar:Euromicro Conference on Digital System Design (DSD)
Fecha:2017-09
Autores: Héctor Posadas
Luis Diaz
Eugenio Villar
Líneas:
Proyectos:
ISBN:
Fichero:
Resumen:Efficient design of complex multiprocessor embedded systems requires fast technologies for early system cosimulation and evaluation. Host-compiled simulation has been proposed as an option for this purpose, since it enables accurately timed modeling at high simulation speeds. To achieve high accuracy, simulation technology has to consider internal details of the processing system, such as the modeling of processor pipelines or the estimation of cache misses. However, the modeling of these details must involve low overhead to ensure simulation speed. This paper proposes adding the modeling of the impact of a write buffer in write-through policies. The scheme presented is oriented to maximizing the accuracy vs. speed balance, proposing a static solution that results in no additional simulation overhead.
© Copyright GIM (TEISA-UC)    ¤    Todos los derechos Reservados.    ¤    Términos LegalesE-Mail Webmaster