

**ARTEMISIA ASSOCIATION**

*The association for R&D actors in the field of ARTEMIS*



**ARTEMIS**

**SW simulation and Performance Analysis**

In Multi-Processing Embedded Systems

Eugenio Villar  
University of Cantabria


Advanced Research & Technology for Embedded Intelligence and Systems



# Context

## ■ HW/SW Embedded Systems Design Flow

- HW/SW Simulation
- Performance Analysis
- Design Verification
  - At the different abstraction levels





# Agenda

- Motivation: Why SW simulation
- Technologies: How SW simulation
- SCoPE: SW simulation for DSE
  - SW performance analysis
  - Improvements for Scalopes
- Conclusions

**ARTEMISIA ASSOCIATION**

*The association for R&D actors in the field of ARTEMIS*



**ARTEMIS**

**Motivation**

Advanced Research & Technology for Embedded Intelligence and Systems



# Motivation

- The MPSoC
  - Multi-processing platform
    - ASIC
    - FPGA
    - Commercial multi-processing platform
  
  - SW-centric design methodology
    - Most of the functionality implemented as Embedded SW
    - With 'some' application-specific HW



# Motivation

## ■ Software Reliability

WASHINGTON (COMPUTERWORLD) - Software bugs are costing the U.S. economy an estimated \$59.5 billion a year, with more than half of the cost borne by end users and a new federal study.

Improvements in testing and development practices, or \$22.5 billion, but it won't eliminate all software bugs. Of the total \$59.5 billion cost, users incurred 64% of the cost and developers 6%.

**In Embedded SW both  
Functionality and  
Performance are  
relevant**

- [http://www.cse.lehigh.edu/~gtan/bug\\_softwarebug.html](http://www.cse.lehigh.edu/~gtan/bug_softwarebug.html)
- <http://www.sereferences.com/software-failure-list.php>
- <http://www5.in.tum.de/~huckle/bugse.html> ...



# Motivation

- Embedded SW simulation
  - As an integral part of the MPSoC simulation
  - Essential for MPSoC verification
    - At any abstraction level
  - Essential for DSE
    - During architectural design
  - Essential for performance analysis
    - At any abstraction level

**ARTEMISIA ASSOCIATION**

*The association for R&D actors in the field of ARTEMIS*



**ARTEMIS**

**SW simulation**

In Multi-Processing Embedded Systems

Eugenio Villar


University of Cantabria





# Embedded SW simulation technologies

- Embedded SW simulation






# Embedded SW simulation technologies

- HDL simulation

## Embedded System Architecture






# Embedded SW simulation technologies

- HDL simulation
  - Very detailed model
    - High modeling cost
    - Late design steps
  - Highest accuracy
    - Discrete delays
  - Highest simulation times

- ISS simulation

## Embedded System Architecture





# Embedded SW simulation technologies


- ISS simulation
  - Detailed model
    - High modeling cost
    - Late design steps
  - Cycle accuracy
  - High simulation times



# Embedded SW simulation technologies

- Virtualization

## Embedded System Architecture






# Embedded SW simulation technologies

- Virtualization (QEMU)
  - Detailed model
    - High modeling cost
    - Late design steps
  - High simulation times
    - Faster than ISS

## PowerPC (200 MHz)

```
# r1 = r1 - 16  
addi r1,r1,-16
```



## Intel Core i5 (2.40 GHz)

```
# movl_T0_r1  
# ebx = env->regs[1]  
mov 0x4(%ebp),%ebx  
  
# addl_T0_im -16 # ebx = ebx - 16  
add $0xffffffff0,%ebx # movl_r1_T0  
  
# env->regs[1] = ebx  
mov %ebx,0x4(%ebp)
```



# Embedded SW simulation technologies

- Virtualization (QEMU)
  - Functional emulation
  - Rough timed simulation
    - i.e. 1 cycle per instruction
  - Large effort needed for more accurate modeling
    - Execution times
    - Power consumption
    - Caches
    - ...
  - Requires a specific Virtual Model for each processor






# Embedded SW simulation technologies

- Native simulation
  - Embedded code directly executed by the host
  - Good accuracy by back-annotation
  - Fast execution time

- Native simulation based on HAL API

## Virtual Model


## Embedded System Architecture



- Native simulation based on OS API

## Virtual Model

## Embedded System Architecture






# Embedded SW simulation technologies

## Code annotation in native simulation


...	
Overflow = 0;	
s = 1L;	→ Sim_Time += 20;
<b>for</b> (i = 0; i < L_subfr; i++) {	
Carry = 0;	
s = L_macNs(s, xn[i], y1[i]);	→ Sim_Time += 25;
<b>if</b> (Overflow != 0) {	→ Sim_Time += 15;
<b>break</b> ;}}	
<b>if</b> (Overflow == 0) {	
exp_xy = norm_l(s);	→ Sim_Time += 10;
<b>if</b> (exp_xy <= 0)	
xy = round(L_shr (s, -exp_xy));	→ Sim_Time += 10;
<b>else</b>	
xy = round(L_shl (s, exp_xy));}	→ Sim_Time += 10;
mq_send(queue1, &xy, p, t);	→ wait included
...	

- Functional simulation based on code

## Virtual Model




## Embedded System Architecture




- Functional simulation based on abstract tasks

## Virtual Model




## Embedded System Architecture




- Power estimation based on traces
  - Accurate but slow

## ISS Model



- Power estimation based on back-annotation

## Virtual Model



- Same technology as with execution times


**Global variable**  
`int Sim_Energy = 0;`

Power  
metrics

- Best ratio accuracy/speed



- Cache modeling





# Embedded SW simulation technologies

- Performance/Error comparison

		Technology	Time Estimation	Time & Power Estimation
<b>Functional</b>	Performance		5,000	N.A.
	Error		N.A.	N.A.
<b>Native</b>	Performance		1,000	500
	Error		1.3	1.4
<b>Virtualization</b>	Performance		200	T.B.M.
	Error		1.5	T.B.M.
<b>ISS (cycle-accurate)</b>	Performance		10	1
	Error		1.1 (DT)	1.1
<b>HDL</b>	Performance		1	0.1
	Error		1 (DE)	1

➤ Rough approximate figures

**ARTEMISIA ASSOCIATION**

*The association for R&D actors in the field of ARTEMIS*



**ARTEMIS**

**SCoPE: SW Performance Modeling**

Advanced Research & Technology for Embedded Intelligence and Systems




# SCoPE: SW Performance Estimation



- Key features
  - Abstract OS modeling
  - Instruction cache modeling
  
- Novel features
  - Physical memory accesses
  - Separate memory spaces
  - Design-space exploration

- Abstract OS modeling
  - POSIX threads modeled as SC\_THREADS
  - Scheduler model
  - Time modeling
  - RTOS services (POSIX &  $\mu$ COS APIs)



- Instruction cache modeling
  - Similar to time modeling

```

...
Overflow = 0;
s = 1L;
for (i = 0; i < L_subfr; i++) {
    Carry = 0;
    s = L_macNs(s, xn[i], y1[i]);
    if (Overflow != 0) {
        break;
    }
    if (Overflow == 0) {
        exp_xy = norm_l(s);
        if (exp_xy <= 0)
            xy = round(L_shr (s, -exp_xy));
        else
            xy = round(L_shl (s, exp_xy));
    }
}
...

```

```

struct icache_line { char num_set; char hit; }
...
static icache_line line_124 = {0,0};
static icache_line line_125 = {0,0};
static icache_line line_126 = {0,0};
...

```

→ If (line\_124.hit == 0) insert\_line(&line\_124);


→ If (line\_125.hit == 0) insert\_line(&line\_125);

→ If (line\_126.hit == 0) insert\_line(&line\_126);

- Physical memory accesses
  - Memory (re)map for passive accesses

```
pa=mmap(addr, len, prot, flags, fildes, off);
```

- Access to peripherals




- Separate memory spaces
  - Use of dynamic libraries

```

Task T
int global = 0;
void func() {
...
}
int main() {
...
}
    
```


```

Peripheral P
int regs[4];
void read_reg() {
...
}
int write_reg() {
...
}
    
```





- Design-Space Exploration
  - Configurable model



**ARTEMISIA ASSOCIATION**

*The association for R&D actors in the field of ARTEMIS*




**ARTEMIS**


**SCoPE: Improvements for Scalopes**

Advanced Research & Technology for Embedded Intelligence and Systems


- Dynamic Voltage-Frequency Scaling




- Thermal modeling



- System composition from IP-XACT components



- WIN32 API






# SCoPE: Improvements for Scalopes





- Data cache model
- L2 model
  - In both cases, physical addresses model needed

- SCoPE as a system component







- SCoPE as a system component



- Spear modeling



- Power-Line Communication (PLC) modeling



**ARTEMISIA ASSOCIATION**

*The association for R&D actors in the field of ARTEMIS*



# ARTEMIS

## Conclusions

Advanced Research & Technology for Embedded Intelligence and Systems



# Conclusions

- SW simulation
  - Essential Design Technology
  - HW/SW Embedded Systems
  - At different design steps
    - Different modeling and simulation technologies
    - Various performance\*accuracy products
  
- SCoPE
  - SystemC Native Co-Simulation Technology
  - Specially tuned to performance analysis
    - Design-Space Exploration



# Thank you for your attention

- Slides available at:
  - [www.teisa.unican.es/en/publicaciones](http://www.teisa.unican.es/en/publicaciones)
- SCoPE available at:
  - [www.teisa.unican.es/scope](http://www.teisa.unican.es/scope)

**ARTEMISIA ASSOCIATION**

*The association for R&D actors in the field of ARTEMIS*



**ARTEMIS**

**Thank you for your attention**

**We value your opinion and questions**

Advanced Research & Technology for Embedded Intelligence and Systems