Microelectronics Engineering Group

Microelectronics Engineering Group

Electronics Technology, Systems and Automation Engineering Department University of Cantabria
Home    Staff    Research    Teaching    Doctorate    Publications    Tools    versión en español Sun 17-Feb-19 . 11:42

Web Map



Santander Info

   Full record
Title:Providing a Formal Meaning to Coverage Metrics
Type:International Conference
Where:XXII Conference on Design of Circuits and Integrated Systems
Authors: Iñigo Ugarte
Pablo Pedro Sánchez
R&D Lines:
PDF File:
Abstract:Verification has become the dominant cost of the electronic system design process. Although advances in formal methods have improved some aspects of the task, simulation-based techniques are the main tools for verifying complex hardware designs. Simulation requires coverage metrics in order to minimize the number of simulations and provide a measure of quality of the set of test benches. This measure enables an acceptable level of verification to be established to consider the validation sufficient.
In this paper, different structural coverage metrics are analyzed at behavioral level (path coverage, statement coverage and branch coverage), providing a formal meaning to coverage metrics with random test benches. They are independent of a particular fault or bug model. A set of polynomial inequalities is used to model the design.
© Copyright GIM (TEISA-UC)    ¤    All rights reserved.    ¤    Legal TermsE-Mail Webmaster