Microelectronics Engineering Group

Microelectronics Engineering Group

Electronics Technology, Systems and Automation Engineering Department University of Cantabria
Home    Staff    Research    Teaching    Doctorate    Publications    Tools    versión en español Fri 14-Aug-20 . 14:15



Web Map


Location

News

Santander Info

GIM>Research>Publication
   PUBLICATION
 
   Full record
Title:VHDL synthesis description portability: The need for Level-x Synthesis Subsets
Type:International Conference
Where:Spring´95 Working Conference of the VHDL Forum for CAD in Europe. Nantes (France)
Date:1995-04
Authors: M. Selz
W. Ecker
Eugenio Villar
R&D Lines: Design and verification of electronic systems for communications
Projects:
ISBN:
PDF File:
Abstract:
© Copyright GIM (TEISA-UC)    ¤    All rights reserved.    ¤    Legal TermsE-Mail Webmaster