Mapa Web
Localización
Noticias
Info Santander
Gestión BD
|
| GIM>Investigación>Publicación |
| PUBLICACION |
| |
| Ficha completa |
| Título: | Automatic synthesis from UML/MARTE models using channel semantics |
| Tipo: | Publicacion en Proceedings o Actas internacionales |
| Lugar: | International Workshop on Model-Based Arquitecting and Construction of Embedded Systems, ACES-MB 2012, doi: 10.1145/2432631.2432640 |
| Fecha: | 2012-09 |
| Autores: |
Pablo Peñil
Héctor Posadas
Alejandro Nicolás
Eugenio Villar
|
| Líneas: |
Diseño y verificación de sistemas embebidos HW/SW
|
| Proyectos: |
FP7 288307 PHARAON
|
| ISBN: | 1-58113-000-0010 |
| Fichero: | ver fichero
|
| Resumen: | Model-driven design is very common nowadays. In this context, the UML/MARTE profile is a well-known solution for real-time, embedded system modeling. This profile enables the functional and non-functional details of the system to be modeled together. Regarding non-functional details, the profile allows certain real-time constraints to be imposed when describing the system concurrency, in order to ensure predictability. However, these constraints also limit the modeling flexibility required to evaluate different design solutions when optimizing system performance. This paper proposes a solution for automatically synthesizing the resulting models, combining new communication semantics with standards UML/MARTE real-time management features. The UML/MARTE approach presented in this paper enables concurrency and synchronization effects to be modeled at communication points, making system exploration and implementation easier. |
|
|
