Grupo de Ingeniería Microelectrónica

Grupo de Ingeniería Microelectrónica

Departamento de Tecnología Electrónica, Ingeniería de Sistemas y Automática Universidad de Cantabria
Home   Personas   Investigación   Docencia   Doctorado   Publicaciones   Herramientas   Bolsa de Empleo   english version Fri 14-Jun-24 . 18:29

Mapa Web



Info Santander

Gestión BD

   Ficha completa
Título:Automatic synthesis of Embedded SW Communications from UML/MARTE models supporting memory-space separation
Tipo:Publicacion en Proceedings o Actas internacionales
Lugar:XXVII Conference on Design of Circuits and Integrated Systems, DCIS'12
Autores: Héctor Posadas
Pablo Peñil
Alejandro Nicolás
Eugenio Villar
Líneas: Diseño y verificación de sistemas embebidos HW/SW
Proyectos: FP7 288307 PHARAON
Fichero:ver fichero
Resumen:The proposed approach presents a solution for automatically synthesizing the SW code of complex embedded systems from a model driven system specification. The solution is oriented to enable easy exploration and design of different allocation of SW components in heterogeneous platform, minimizing designer effort. The system is initially described following the UML/MARTE standard. Applying this standard, the system is modeled, describing its components, interfaces and communication links, the system memory spaces, the
resource allocations and the HW architecture. From that information, a SW infrastructure containing the communication infrastructure is generated ad-hoc for the system depending on the HW architecture and the resource allocations evaluated. As a result, the infrastructure
synthesized is more specific and simple than previous approaches using solutions such as CORBA or RMI. The consequent communication overhead reduction can result in an important advantage for system performance.
© Copyright GIM (TEISA-UC)    ¤    Todos los derechos Reservados.    ¤    Términos LegalesE-Mail Webmaster