Grupo de Ingeniería Microelectrónica

Grupo de Ingeniería Microelectrónica

Departamento de Tecnología Electrónica, Ingeniería de Sistemas y Automática Universidad de Cantabria
Home   Personas   Investigación   Docencia   Doctorado   Publicaciones   Herramientas   Bolsa de Empleo   english version Tue 20-Feb-18 . 01:06

Mapa Web



Info Santander

Gestión BD

   Ficha completa
Título:VIPPE: Parallel simulation and performance analysis of complex embedded systems
Tipo:Comunicaciones a congresos internacionales
Lugar:HiPPES4CogApp: High Performance, Predictable Embedded Systems for Cognitive Application
Autores: Luis Diaz
Eduardo González
Eugenio Villar
Pablo Pedro Sánchez
Líneas: Diseño y verificación de sistemas embebidos HW/SW
Proyectos: Artemis 332913 COPCAMS – Cognitive & Perceptive CAMeraS
Fichero:ver fichero
Resumen:Native simulation technologies has shown its capability to generate virtual platforms at the beginning of the design process, thus allowing early detection of bugs and optimization of the application SW on a specific executive platform. As with any Discrete-Event simulation technique, native simulation finds problems when trying to take advantage of the multi-processing capabilities of current host workstations where the simulation will be executed. Ensuring deterministic behavior implies synchronizing all the parallel threads. As a consequence, the number of cores that can be active during simulation is dramatically reduced and the simulation time increased. The paper proposes a native simulation framework, called VIPPE, which minimizes the synchronization overhead thus taking advantage of the multi-processing capabilities of the host platform. The approach has been evaluated with representative video processing algorithms showing the suitability of the simulation technique to cognitive and perceptive camera systems.
© Copyright GIM (TEISA-UC)    ¤    Todos los derechos Reservados.    ¤    Términos LegalesE-Mail Webmaster