Microelectronics Engineering Group

Microelectronics Engineering Group

Electronics Technology, Systems and Automation Engineering Department University of Cantabria
Home    Staff    Research    Teaching    Doctorate    Publications    Tools    versión en español Thu 18-Jul-24 . 13:10

Web Map



Santander Info

   Full record
Title:Design-for-Test Method for High-Speed ADCs: Behavioral Description and Optimization
Type:International Conference
Where:IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS´11), Cottbus (Germany)
Authors: Yolanda Lechuga
Román Mozuelos
Mar Martínez
Salvador Bracho
R&D Lines:
PDF File:
Abstract:This paper presents a Design-for-Test (DfT) approach for folded analog to digital converters. A sensor circuit is designed to sample several internal ADC test points at the same time, so that, by computing the relative deviation among them the presence of a defect can be detected. A fault evaluation is carried out on a behavioral model to compare the coverage of the proposed test approach with the one obtained from a functional test. Then, the analysis is moved to a transistor level implementation of the ADC to establish the threshold limits for the DfT circuit that maximize the fault coverage figure of the test approach.
© Copyright GIM (TEISA-UC)    ¤    All rights reserved.    ¤    Legal TermsE-Mail Webmaster