Grupo de Ingeniería Microelectrónica

Grupo de Ingeniería Microelectrónica

Departamento de Tecnología Electrónica, Ingeniería de Sistemas y Automática Universidad de Cantabria
Home   Personas   Investigación   Docencia   Doctorado   Publicaciones   Herramientas   Bolsa de Empleo   english version Wed 19-Jun-24 . 20:09

Mapa Web



Info Santander

Gestión BD

   Ficha completa
Título:VIPPE: Native simulation and performance analysis framework for multi-processing embedded systems
Tipo:Publicacion en Proceedings o Actas internacionales
Lugar:Proceedings of the JCE-Sarteco 2014
Autores: Luis Diaz
Eduardo González
Eugenio Villar
Pablo Pedro Sánchez
Líneas: Diseño y verificación de sistemas embebidos HW/SW
Proyectos: CA112 HARP - Arquitectura Heterogenea para computación paralela
ARTEMIS 100371 CRAFTERS (Constraint and Application driven Framework for ...
DREAMS: Dynamically Reconfigurable Embedded Platforms for Networked Conte...
Artemis 332913 COPCAMS – Cognitive & Perceptive CAMeraS
Fichero:ver fichero
Resumen:Verifying the correctness of multi-processing embedded systems is a complex task. In order to avoid the cost, effort and time that the direct design verification on a physical prototype implies, simulation on a virtual model of the system is the most popular method used currently. Commercially available simulators require the complete SW binaries to be executed on each processing node. Although they can provide very accurate results, they can only be applied once the SW development has been completed. Native simulation technologies have been proposed to generate virtual platforms at the beginning of the design process, reducing porting efforts. As with any Discrete-Event simulation technique, native simulation presents problems in order to take advantage of the multi-processing capabilities of current host workstations where the simulation will be executed. Several concurrent simulated threads can be run in parallel in the host but to ensure deterministic behavior, it is necessary to synchronize all of them periodically in order to maintain causality among events. As a consequence, the number of cores that can be active during simulation is dramatically reduced. Embedded SW requires specific simulation techniques to take advantage of the multi-processing capabilities of workstations and to efficiently parallelize the simulation. In this paper, the results of the research effort towards an efficient, accurate-enough,parallel implementation of native simulation is presented.
© Copyright GIM (TEISA-UC)    ¤    Todos los derechos Reservados.    ¤    Términos LegalesE-Mail Webmaster