Microelectronics Engineering Group

Microelectronics Engineering Group

 Electronics Technology, Systems and Automation Engineering Department University of Cantabria
Home    Staff    Research    Teaching    Doctorate    Publications    Tools    versión en español Sat 20-Apr-24 . 07:27



Web Map


Location

News

Santander Info
GIM>Research>Publication
   PUBLICATION
 
   Full record
Title:The Level-0 VHDL Synthesis Syntax and Semantics - 1st Part
Type:International Paper
Where:The VHDL Newsletter, No. 19, pp. 10-11
Date:1995-10
Authors: Eugenio Villar
R&D Lines: Design and verification of electronic systems for communications
Projects:
ISBN:
PDF File:
Abstract:
© Copyright GIM (TEISA-UC)    ¤    All rights reserved.    ¤    Legal TermsE-Mail Webmaster