Microelectronics Engineering Group

Microelectronics Engineering Group

Electronics Technology, Systems and Automation Engineering Department University of Cantabria
Home    Staff    Research    Teaching    Doctorate    Publications    Tools    versión en español Sat 20-Jul-24 . 04:46

Web Map



Santander Info

   Full record
Title:Modeling and SW Synthesis for Heterogeneous Embedded Systems in UML/MARTE
Type:International Conference
Where:Tutorial SD1: "High-Level Specifications to Cope With Design Complexity" in ASP-DAC 2014, Singapore
Authors: Eugenio Villar
Alejandro Nicolás
Pablo Peñil
Héctor Posadas
R&D Lines: Design and verification of HW/SW embedded systems
Projects: FP7 288307 PHARAON
PDF File:see file
Abstract:Design abstractions are key to deal with design complexity of high-performance computer system, mobile embedded system, and real-time automobile system. In Electronic System Level (ESL) design we have enjoyed abstractions above the Register Transfer Level (RTL) up to Transaction Level Modeling (TLM). Much research work starts with a behavioral specification of the system functionality captured in a System-Level Description Language (SLDL) and then focuses on identifying heterogeneous allocation, mapping and scheduling. Crucial aspects already locked down include algorithm quality, parallelization potential (task-, data-, and instruction-level parallelism), demands on local data storage, and amount of traffic. Therefore a sufficiently flexible, parallelism exposing specification is paramount to enable meaningful design space evaluation.
The tutorial highlights opportunities and methods to describe, simulate and automatically generate the SW stacks on heterogeneous platforms using UML/MARTE.

Web Page
© Copyright GIM (TEISA-UC)    ¤    All rights reserved.    ¤    Legal TermsE-Mail Webmaster