Grupo de Ingeniería Microelectrónica

Grupo de Ingeniería Microelectrónica

Departamento de Tecnología Electrónica, Ingeniería de Sistemas y Automática Universidad de Cantabria
Home   Personas   Investigación   Docencia   Doctorado   Publicaciones   Herramientas   Bolsa de Empleo   english version Thu 29-Feb-24 . 19:13

Mapa Web



Info Santander

Gestión BD

   Ficha completa
Título:Assertion Checking of Behavioral Descriptions with Non-linear Solver
Tipo:Publicacion en Proceedings o Actas internacionales
Lugar:IEEE International Conference on Computer Design
Autores: Iñigo Ugarte
Pablo Pedro Sánchez
Resumen:Verification has become the mayor bottleneck of the
design process. According to the latest report of the
International Technology Roadmap for
Semiconductors, the challenge will be to develop new
design-for-verifiability techniques and verification
methods for higher levels of abstraction. Several
Design-for-Verifiability methodologies (DFV) have
been proposed and Assertion-based Verification (ABV)
is one of the most promising. In order to automatically
verify assertions at the higher abstraction levels, it is
necessary to improve the performances and
capabilities of current constraint solvers.
This paper presents a new technique based on nonlinear
solvers that automatically checks assertions in
behavioral descriptions of hardware systems. These
descriptions are modeled with a set of integer
polynomial inequalities. The technique provides better
results than SAT solvers and it is applied to real
designs, such as Viterbi decoders or vocoder digital
© Copyright GIM (TEISA-UC)    ¤    Todos los derechos Reservados.    ¤    Términos LegalesE-Mail Webmaster