Grupo de Ingeniería Microelectrónica

Grupo de Ingeniería Microelectrónica

Departamento de Tecnología Electrónica, Ingeniería de Sistemas y Automática Universidad de Cantabria
Home   Personas   Investigación   Docencia   Doctorado   Publicaciones   Herramientas   Bolsa de Empleo   english version Sun 14-Apr-24 . 00:01

Mapa Web



Info Santander

Gestión BD

   Ficha completa
Título:L2 Cache Modeling for Native Co-Simulation in SystemC
Tipo:Publicacion en Proceedings o Actas internacionales
Lugar:Symposium of Industrial Embedded Systems (SIES 2010)
Autores: Sara Real
Héctor Posadas
Eugenio Villar
Proyectos: FP7 216693 MULTICUBE
Resumen:Evaluating the system in early design steps is critical for an efficient design of Multi-Processor SoCs (MPSoC). When the number of processors grows, the simulation time tends to increase exponentially. Native co-simulation has been proposed to obtain performance estimations with sufficient accuracy while requiring short simulation times. In MPSoC architectures buses often become the most important bottleneck. In order to overcome this drawback, L2 caches are usually added to reduce the bus traffic. Thus, modeling the impact of second level caches is an essential issue to evaluate the overall performance system.
However, to the best of our knowledge, no solutions for L2 cache modeling are supported in existing native co-simulation techniques. In this paper an efficient technique to obtain the physical address, improving previous modeling solutions for L1 caches, is proposed. Furthermore, a high-level L2 cache model has been developed and integrated in a native co-simulation environment.
© Copyright GIM (TEISA-UC)    ¤    Todos los derechos Reservados.    ¤    Términos LegalesE-Mail Webmaster