Mapa Web
![](../images/raya.gif)
Localización
![](../images/raya.gif)
Noticias
![](../images/raya.gif)
Info Santander
![](../images/raya.gif)
Gestión BD
![](../images/raya.gif)
|
GIM>Investigación>Publicaciones |
PUBLICACIONES en las que participa: "Luis Diaz" ordenadas por línea de investigación |
|
Diseño y verificación de sistemas embebidos HW/SW |
![conferencia](../images/conferencia.gif) |
L. Diaz, E. González, E. Villar, P. Sánchez
"VIPPE: Parallel simulation and performance analysis of complex embedded systems"
HiPPES4CogApp: High Performance, Predictable Embedded Systems for Cognitive Application. 2015-01 |
![Ver ficha completa](../images/ficha.gif) |
![Fichero PDF](../images/pdf.gif) |
|
![conferencia](../images/conferencia.gif) |
L. Diaz, E. González, E. Villar, P. Sánchez
"VIPPE, parallel simulation and performance analysis of multi-core embedded systems on multi-core platforms"
XXIX Conference on Design of Circuits and Integrated Systems, DCIS 2014. 2014-11 |
![Ver ficha completa](../images/ficha.gif) |
![Fichero PDF](../images/pdf.gif) |
|
![conferencia](../images/conferencia.gif) |
L. Diaz, E. González, E. Villar, P. Sánchez
"VIPPE: Native simulation and performance analysis framework for multi-processing embedded systems"
Proceedings of the JCE-Sarteco 2014. 2014-09 |
![Ver ficha completa](../images/ficha.gif) |
![Fichero PDF](../images/pdf.gif) |
|
![conferencia](../images/conferencia.gif) |
L. Diaz, P. Sánchez
"Host-compiled Parallel Simulation of Many-core Embedded Systems"
San Francisco, DAC2014. 2014-06 |
![Ver ficha completa](../images/ficha.gif) |
|
|
![informe](../images/informe.gif) |
D. Calvo, P. González, L. Diaz, Alvaro Diaz, Pablo Sanchez, D. Gutiérrez (TTI), F. Alcalá (VS)
"Smart video processing in MPSoC demonstrator"
Deliverable DA2.3b of Artemis SCALOPES Project. 2011-03 |
![Ver ficha completa](../images/ficha.gif) |
|
|
![revista](../images/revista.gif) |
D. Calvo, P. González, L. Diaz, H. Posadas, P. Sánchez, E. Villar, Andrea Acquaviva, Enrico Macii
"A Multi-Processing Systems-on-Chip Native Simulation Framework for Power and Thermal-Aware Design"
ASP Journal on Low-Power Electronics (JOLPE): Special Issue on Low Power Design and Verification Techniques
. 2011-02 |
![Ver ficha completa](../images/ficha.gif) |
|
|
![conferencia](../images/conferencia.gif) |
H. Posadas, L. Diaz, E. Villar
"Fast Data-Cache Modeling for Native Co-Simulation
"
Asia and South Pacific Design Automation Conference, ASP-DAC 2011. 2011-01 |
![Ver ficha completa](../images/ficha.gif) |
|
|
![conferencia](../images/conferencia.gif) |
P. González, P. Sánchez, L. Diaz
"Embedded software execution time estimation at different abstraction levels"
XXV Conference on Design of Circuits and Integrated Systems, DCIS'10. 2010-11 |
![Ver ficha completa](../images/ficha.gif) |
|
|
![informe](../images/informe.gif) |
D. Calvo, P. Botella, L. Diaz, Saeid Azmoodeh, Francisco Barat, E. Villar, Philippe Millet
"Final report on CPD System component and model implementation"
Deliverable DT2.3.2 of the Artemis Scalopes project. 2010-11 |
![Ver ficha completa](../images/ficha.gif) |
|
|
![patente_nac](../images/patente_nac.gif) |
H. Posadas, L. Diaz, E. Villar
"Método y sistema de modelado de memoria caché"
Oficina Española de Patentes y Marcas. OEPM. 2010-10 |
![Ver ficha completa](../images/ficha.gif) |
|
|
Diseño de sistemas embebidos HW/SW |
![conferencia](../images/conferencia.gif) |
L. Diaz, H. Posadas, E. Villar
"Obtaining Memory Address Traces from Native Co-Simulation for Data Cache Modeling in SystemC"
XXV Conference on Design of Circuits and Integrated Systems, DCIS'10. 2010-11 |
![Ver ficha completa](../images/ficha.gif) |
|
|
|
|