Grupo de Ingeniería Microelectrónica

Grupo de Ingeniería Microelectrónica

Departamento de Tecnología Electrónica, Ingeniería de Sistemas y Automática Universidad de Cantabria
Home   Personas   Investigación   Docencia   Doctorado   Publicaciones   Herramientas   Bolsa de Empleo   english version Sat 22-Jun-24 . 14:47

Mapa Web



Info Santander

Gestión BD

   Ficha completa
Título:Integrated Framework for Reusable Multi-Level Embedded System Verification
Tipo:Comunicaciones a congresos internacionales
Lugar:Work-in-Progress Session, DAC, San Francisco
Autores: Álvaro Díaz
Eugenio Villar
Pablo Pedro Sánchez
Líneas: Diseño y verificación de sistemas embebidos HW/SW
Proyectos: ECSEL 737494-2 MegaMart2
Fichero:ver fichero
Resumen:Embedded software verification is a task that differs with the traditional procedures of software or hardware verification. This is a complex task that involves not only the functional verification of the embedded application, but also the validation of platform-dependent non-functional requirements such as power consumption and execution time. Therefore, classical software verification methodologies based-on unit test frameworks have to be complemented with other techniques based-on virtual platforms and on-board testing. The challenge is to reuse the test set during a verification process that involves different techniques and frameworks.
This work proposes an integrated framework that improves the verification of functional and non-functional requirements during the embedded software verification process from the first steps to the final on-board validation. It enables the reuse of the same test benches while reducing test effort and verification time.
© Copyright GIM (TEISA-UC)    ¤    Todos los derechos Reservados.    ¤    Términos LegalesE-Mail Webmaster